98 lines
3.6 KiB
C++
98 lines
3.6 KiB
C++
|
//===-- SparcTargetMachine.cpp - Define TargetMachine for Sparc -----------===//
|
||
|
|
//
|
||
|
|
// The LLVM Compiler Infrastructure
|
||
|
|
//
|
||
|
|
// This file is distributed under the University of Illinois Open Source
|
||
|
|
// License. See LICENSE.TXT for details.
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
//
|
||
|
|
//
|
||
|
|
//===----------------------------------------------------------------------===//
|
||
|
|
|
||
|
|
#include "SparcTargetMachine.h"
|
||
|
|
#include "Sparc.h"
|
||
|
|
#include "llvm/PassManager.h"
|
||
|
|
#include "llvm/CodeGen/Passes.h"
|
||
|
|
#include "llvm/Support/TargetRegistry.h"
|
||
|
|
using namespace llvm;
|
||
|
|
|
||
|
|
extern "C" void LLVMInitializeSparcTarget() {
|
||
|
|
// Register the target.
|
||
|
|
RegisterTargetMachine<SparcV8TargetMachine> X(TheSparcTarget);
|
||
|
|
RegisterTargetMachine<SparcV9TargetMachine> Y(TheSparcV9Target);
|
||
|
|
}
|
||
|
|
|
||
|
|
/// SparcTargetMachine ctor - Create an ILP32 architecture model
|
||
|
|
///
|
||
|
|
SparcTargetMachine::SparcTargetMachine(const Target &T, StringRef TT,
|
||
|
|
StringRef CPU, StringRef FS,
|
||
|
|
const TargetOptions &Options,
|
||
|
|
Reloc::Model RM, CodeModel::Model CM,
|
||
|
|
CodeGenOpt::Level OL,
|
||
|
|
bool is64bit)
|
||
|
|
: LLVMTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL),
|
||
|
|
Subtarget(TT, CPU, FS, is64bit),
|
||
|
|
DataLayout(Subtarget.getDataLayout()),
|
||
|
|
TLInfo(*this), TSInfo(*this), InstrInfo(Subtarget),
|
||
|
|
FrameLowering(Subtarget) {
|
||
|
|
}
|
||
|
|
|
||
|
|
namespace {
|
||
|
|
/// Sparc Code Generator Pass Configuration Options.
|
||
|
|
class SparcPassConfig : public TargetPassConfig {
|
||
|
|
public:
|
||
|
|
SparcPassConfig(SparcTargetMachine *TM, PassManagerBase &PM)
|
||
|
|
: TargetPassConfig(TM, PM) {}
|
||
|
|
|
||
|
|
SparcTargetMachine &getSparcTargetMachine() const {
|
||
|
|
return getTM<SparcTargetMachine>();
|
||
|
|
}
|
||
|
|
|
||
|
|
virtual bool addInstSelector();
|
||
|
|
virtual bool addPreEmitPass();
|
||
|
|
};
|
||
|
|
} // namespace
|
||
|
|
|
||
|
|
TargetPassConfig *SparcTargetMachine::createPassConfig(PassManagerBase &PM) {
|
||
|
|
return new SparcPassConfig(this, PM);
|
||
|
|
}
|
||
|
|
|
||
|
|
bool SparcPassConfig::addInstSelector() {
|
||
|
|
PM->add(createSparcISelDag(getSparcTargetMachine()));
|
||
|
|
return false;
|
||
|
|
}
|
||
|
|
|
||
|
|
/// addPreEmitPass - This pass may be implemented by targets that want to run
|
||
|
|
/// passes immediately before machine code is emitted. This should return
|
||
|
|
/// true if -print-machineinstrs should print out the code after the passes.
|
||
|
|
bool SparcPassConfig::addPreEmitPass(){
|
||
|
|
PM->add(createSparcFPMoverPass(getSparcTargetMachine()));
|
||
|
|
PM->add(createSparcDelaySlotFillerPass(getSparcTargetMachine()));
|
||
|
|
return true;
|
||
|
|
}
|
||
|
|
|
||
|
|
void SparcV8TargetMachine::anchor() { }
|
||
|
|
|
||
|
|
SparcV8TargetMachine::SparcV8TargetMachine(const Target &T,
|
||
|
|
StringRef TT, StringRef CPU,
|
||
|
|
StringRef FS,
|
||
|
|
const TargetOptions &Options,
|
||
|
|
Reloc::Model RM,
|
||
|
|
CodeModel::Model CM,
|
||
|
|
CodeGenOpt::Level OL)
|
||
|
|
: SparcTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, false) {
|
||
|
|
}
|
||
|
|
|
||
|
|
void SparcV9TargetMachine::anchor() { }
|
||
|
|
|
||
|
|
SparcV9TargetMachine::SparcV9TargetMachine(const Target &T,
|
||
|
|
StringRef TT, StringRef CPU,
|
||
|
|
StringRef FS,
|
||
|
|
const TargetOptions &Options,
|
||
|
|
Reloc::Model RM,
|
||
|
|
CodeModel::Model CM,
|
||
|
|
CodeGenOpt::Level OL)
|
||
|
|
: SparcTargetMachine(T, TT, CPU, FS, Options, RM, CM, OL, true) {
|
||
|
|
}
|