161 lines
6.8 KiB
LLVM
161 lines
6.8 KiB
LLVM
|
; RUN: llc < %s -march=arm -mattr=+neon | FileCheck %s
|
||
|
|
|
||
|
|
%struct.__neon_int8x8x4_t = type { <8 x i8>, <8 x i8>, <8 x i8>, <8 x i8> }
|
||
|
|
%struct.__neon_int16x4x4_t = type { <4 x i16>, <4 x i16>, <4 x i16>, <4 x i16> }
|
||
|
|
%struct.__neon_int32x2x4_t = type { <2 x i32>, <2 x i32>, <2 x i32>, <2 x i32> }
|
||
|
|
%struct.__neon_float32x2x4_t = type { <2 x float>, <2 x float>, <2 x float>, <2 x float> }
|
||
|
|
%struct.__neon_int64x1x4_t = type { <1 x i64>, <1 x i64>, <1 x i64>, <1 x i64> }
|
||
|
|
|
||
|
|
%struct.__neon_int8x16x4_t = type { <16 x i8>, <16 x i8>, <16 x i8>, <16 x i8> }
|
||
|
|
%struct.__neon_int16x8x4_t = type { <8 x i16>, <8 x i16>, <8 x i16>, <8 x i16> }
|
||
|
|
%struct.__neon_int32x4x4_t = type { <4 x i32>, <4 x i32>, <4 x i32>, <4 x i32> }
|
||
|
|
%struct.__neon_float32x4x4_t = type { <4 x float>, <4 x float>, <4 x float>, <4 x float> }
|
||
|
|
|
||
|
|
define <8 x i8> @vld4i8(i8* %A) nounwind {
|
||
|
|
;CHECK: vld4i8:
|
||
|
|
;Check the alignment value. Max for this instruction is 256 bits:
|
||
|
|
;CHECK: vld4.8 {d16, d17, d18, d19}, [r0, :64]
|
||
|
|
%tmp1 = call %struct.__neon_int8x8x4_t @llvm.arm.neon.vld4.v8i8(i8* %A, i32 8)
|
||
|
|
%tmp2 = extractvalue %struct.__neon_int8x8x4_t %tmp1, 0
|
||
|
|
%tmp3 = extractvalue %struct.__neon_int8x8x4_t %tmp1, 2
|
||
|
|
%tmp4 = add <8 x i8> %tmp2, %tmp3
|
||
|
|
ret <8 x i8> %tmp4
|
||
|
|
}
|
||
|
|
|
||
|
|
;Check for a post-increment updating load with register increment.
|
||
|
|
define <8 x i8> @vld4i8_update(i8** %ptr, i32 %inc) nounwind {
|
||
|
|
;CHECK: vld4i8_update:
|
||
|
|
;CHECK: vld4.8 {d16, d17, d18, d19}, [r2, :128], r1
|
||
|
|
%A = load i8** %ptr
|
||
|
|
%tmp1 = call %struct.__neon_int8x8x4_t @llvm.arm.neon.vld4.v8i8(i8* %A, i32 16)
|
||
|
|
%tmp2 = extractvalue %struct.__neon_int8x8x4_t %tmp1, 0
|
||
|
|
%tmp3 = extractvalue %struct.__neon_int8x8x4_t %tmp1, 2
|
||
|
|
%tmp4 = add <8 x i8> %tmp2, %tmp3
|
||
|
|
%tmp5 = getelementptr i8* %A, i32 %inc
|
||
|
|
store i8* %tmp5, i8** %ptr
|
||
|
|
ret <8 x i8> %tmp4
|
||
|
|
}
|
||
|
|
|
||
|
|
define <4 x i16> @vld4i16(i16* %A) nounwind {
|
||
|
|
;CHECK: vld4i16:
|
||
|
|
;Check the alignment value. Max for this instruction is 256 bits:
|
||
|
|
;CHECK: vld4.16 {d16, d17, d18, d19}, [r0, :128]
|
||
|
|
%tmp0 = bitcast i16* %A to i8*
|
||
|
|
%tmp1 = call %struct.__neon_int16x4x4_t @llvm.arm.neon.vld4.v4i16(i8* %tmp0, i32 16)
|
||
|
|
%tmp2 = extractvalue %struct.__neon_int16x4x4_t %tmp1, 0
|
||
|
|
%tmp3 = extractvalue %struct.__neon_int16x4x4_t %tmp1, 2
|
||
|
|
%tmp4 = add <4 x i16> %tmp2, %tmp3
|
||
|
|
ret <4 x i16> %tmp4
|
||
|
|
}
|
||
|
|
|
||
|
|
define <2 x i32> @vld4i32(i32* %A) nounwind {
|
||
|
|
;CHECK: vld4i32:
|
||
|
|
;Check the alignment value. Max for this instruction is 256 bits:
|
||
|
|
;CHECK: vld4.32 {d16, d17, d18, d19}, [r0, :256]
|
||
|
|
%tmp0 = bitcast i32* %A to i8*
|
||
|
|
%tmp1 = call %struct.__neon_int32x2x4_t @llvm.arm.neon.vld4.v2i32(i8* %tmp0, i32 32)
|
||
|
|
%tmp2 = extractvalue %struct.__neon_int32x2x4_t %tmp1, 0
|
||
|
|
%tmp3 = extractvalue %struct.__neon_int32x2x4_t %tmp1, 2
|
||
|
|
%tmp4 = add <2 x i32> %tmp2, %tmp3
|
||
|
|
ret <2 x i32> %tmp4
|
||
|
|
}
|
||
|
|
|
||
|
|
define <2 x float> @vld4f(float* %A) nounwind {
|
||
|
|
;CHECK: vld4f:
|
||
|
|
;CHECK: vld4.32
|
||
|
|
%tmp0 = bitcast float* %A to i8*
|
||
|
|
%tmp1 = call %struct.__neon_float32x2x4_t @llvm.arm.neon.vld4.v2f32(i8* %tmp0, i32 1)
|
||
|
|
%tmp2 = extractvalue %struct.__neon_float32x2x4_t %tmp1, 0
|
||
|
|
%tmp3 = extractvalue %struct.__neon_float32x2x4_t %tmp1, 2
|
||
|
|
%tmp4 = fadd <2 x float> %tmp2, %tmp3
|
||
|
|
ret <2 x float> %tmp4
|
||
|
|
}
|
||
|
|
|
||
|
|
define <1 x i64> @vld4i64(i64* %A) nounwind {
|
||
|
|
;CHECK: vld4i64:
|
||
|
|
;Check the alignment value. Max for this instruction is 256 bits:
|
||
|
|
;CHECK: vld1.64 {d16, d17, d18, d19}, [r0, :256]
|
||
|
|
%tmp0 = bitcast i64* %A to i8*
|
||
|
|
%tmp1 = call %struct.__neon_int64x1x4_t @llvm.arm.neon.vld4.v1i64(i8* %tmp0, i32 64)
|
||
|
|
%tmp2 = extractvalue %struct.__neon_int64x1x4_t %tmp1, 0
|
||
|
|
%tmp3 = extractvalue %struct.__neon_int64x1x4_t %tmp1, 2
|
||
|
|
%tmp4 = add <1 x i64> %tmp2, %tmp3
|
||
|
|
ret <1 x i64> %tmp4
|
||
|
|
}
|
||
|
|
|
||
|
|
define <16 x i8> @vld4Qi8(i8* %A) nounwind {
|
||
|
|
;CHECK: vld4Qi8:
|
||
|
|
;Check the alignment value. Max for this instruction is 256 bits:
|
||
|
|
;CHECK: vld4.8 {d16, d18, d20, d22}, [r0, :256]!
|
||
|
|
;CHECK: vld4.8 {d17, d19, d21, d23}, [r0, :256]
|
||
|
|
%tmp1 = call %struct.__neon_int8x16x4_t @llvm.arm.neon.vld4.v16i8(i8* %A, i32 64)
|
||
|
|
%tmp2 = extractvalue %struct.__neon_int8x16x4_t %tmp1, 0
|
||
|
|
%tmp3 = extractvalue %struct.__neon_int8x16x4_t %tmp1, 2
|
||
|
|
%tmp4 = add <16 x i8> %tmp2, %tmp3
|
||
|
|
ret <16 x i8> %tmp4
|
||
|
|
}
|
||
|
|
|
||
|
|
define <8 x i16> @vld4Qi16(i16* %A) nounwind {
|
||
|
|
;CHECK: vld4Qi16:
|
||
|
|
;Check for no alignment specifier.
|
||
|
|
;CHECK: vld4.16 {d16, d18, d20, d22}, [r0]!
|
||
|
|
;CHECK: vld4.16 {d17, d19, d21, d23}, [r0]
|
||
|
|
%tmp0 = bitcast i16* %A to i8*
|
||
|
|
%tmp1 = call %struct.__neon_int16x8x4_t @llvm.arm.neon.vld4.v8i16(i8* %tmp0, i32 1)
|
||
|
|
%tmp2 = extractvalue %struct.__neon_int16x8x4_t %tmp1, 0
|
||
|
|
%tmp3 = extractvalue %struct.__neon_int16x8x4_t %tmp1, 2
|
||
|
|
%tmp4 = add <8 x i16> %tmp2, %tmp3
|
||
|
|
ret <8 x i16> %tmp4
|
||
|
|
}
|
||
|
|
|
||
|
|
;Check for a post-increment updating load.
|
||
|
|
define <8 x i16> @vld4Qi16_update(i16** %ptr) nounwind {
|
||
|
|
;CHECK: vld4Qi16_update:
|
||
|
|
;CHECK: vld4.16 {d16, d18, d20, d22}, [r1, :64]!
|
||
|
|
;CHECK: vld4.16 {d17, d19, d21, d23}, [r1, :64]!
|
||
|
|
%A = load i16** %ptr
|
||
|
|
%tmp0 = bitcast i16* %A to i8*
|
||
|
|
%tmp1 = call %struct.__neon_int16x8x4_t @llvm.arm.neon.vld4.v8i16(i8* %tmp0, i32 8)
|
||
|
|
%tmp2 = extractvalue %struct.__neon_int16x8x4_t %tmp1, 0
|
||
|
|
%tmp3 = extractvalue %struct.__neon_int16x8x4_t %tmp1, 2
|
||
|
|
%tmp4 = add <8 x i16> %tmp2, %tmp3
|
||
|
|
%tmp5 = getelementptr i16* %A, i32 32
|
||
|
|
store i16* %tmp5, i16** %ptr
|
||
|
|
ret <8 x i16> %tmp4
|
||
|
|
}
|
||
|
|
|
||
|
|
define <4 x i32> @vld4Qi32(i32* %A) nounwind {
|
||
|
|
;CHECK: vld4Qi32:
|
||
|
|
;CHECK: vld4.32
|
||
|
|
;CHECK: vld4.32
|
||
|
|
%tmp0 = bitcast i32* %A to i8*
|
||
|
|
%tmp1 = call %struct.__neon_int32x4x4_t @llvm.arm.neon.vld4.v4i32(i8* %tmp0, i32 1)
|
||
|
|
%tmp2 = extractvalue %struct.__neon_int32x4x4_t %tmp1, 0
|
||
|
|
%tmp3 = extractvalue %struct.__neon_int32x4x4_t %tmp1, 2
|
||
|
|
%tmp4 = add <4 x i32> %tmp2, %tmp3
|
||
|
|
ret <4 x i32> %tmp4
|
||
|
|
}
|
||
|
|
|
||
|
|
define <4 x float> @vld4Qf(float* %A) nounwind {
|
||
|
|
;CHECK: vld4Qf:
|
||
|
|
;CHECK: vld4.32
|
||
|
|
;CHECK: vld4.32
|
||
|
|
%tmp0 = bitcast float* %A to i8*
|
||
|
|
%tmp1 = call %struct.__neon_float32x4x4_t @llvm.arm.neon.vld4.v4f32(i8* %tmp0, i32 1)
|
||
|
|
%tmp2 = extractvalue %struct.__neon_float32x4x4_t %tmp1, 0
|
||
|
|
%tmp3 = extractvalue %struct.__neon_float32x4x4_t %tmp1, 2
|
||
|
|
%tmp4 = fadd <4 x float> %tmp2, %tmp3
|
||
|
|
ret <4 x float> %tmp4
|
||
|
|
}
|
||
|
|
|
||
|
|
declare %struct.__neon_int8x8x4_t @llvm.arm.neon.vld4.v8i8(i8*, i32) nounwind readonly
|
||
|
|
declare %struct.__neon_int16x4x4_t @llvm.arm.neon.vld4.v4i16(i8*, i32) nounwind readonly
|
||
|
|
declare %struct.__neon_int32x2x4_t @llvm.arm.neon.vld4.v2i32(i8*, i32) nounwind readonly
|
||
|
|
declare %struct.__neon_float32x2x4_t @llvm.arm.neon.vld4.v2f32(i8*, i32) nounwind readonly
|
||
|
|
declare %struct.__neon_int64x1x4_t @llvm.arm.neon.vld4.v1i64(i8*, i32) nounwind readonly
|
||
|
|
|
||
|
|
declare %struct.__neon_int8x16x4_t @llvm.arm.neon.vld4.v16i8(i8*, i32) nounwind readonly
|
||
|
|
declare %struct.__neon_int16x8x4_t @llvm.arm.neon.vld4.v8i16(i8*, i32) nounwind readonly
|
||
|
|
declare %struct.__neon_int32x4x4_t @llvm.arm.neon.vld4.v4i32(i8*, i32) nounwind readonly
|
||
|
|
declare %struct.__neon_float32x4x4_t @llvm.arm.neon.vld4.v4f32(i8*, i32) nounwind readonly
|